Breakdown and Reliability of CMOS Devices with Stacked Oxide/Nitride and Oxynitride Gate Dielectrics Prepared by RPECVD
نویسنده
چکیده
Lee, Yi-Mu. Breakdown and reliability of CMOS devices with stacked oxide/nitride and oxynitride gate dielectrics prepared by RPECVD. (Under the direction of Professor Gerald Lucovsky) Remote-plasma-enhanced CVD (RPECVD) silicon nitride and silicon oxynitride alloys have been proposed to be the attractive alternatives to replace conventional oxides as the CMOS logic and memory technology node is scaled beyond 100 nm. This dissertation is focused on the degradation and breakdown of RPECVD stacked oxide/nitride (O/N) and oxynitride gate dielectrics under constant-current stress (CCS) and constant-voltage stress (CVS). By monitoring the time-to-breakdown of the dielectrics, the device reliability can be determined and further used to evaluate the dielectric quality and the scaling limits of the dielectric thickness. It is found that the breakdown behavior of the gate oxide and RPECVD gate dielectrics is influenced by the degree of boron penetration, which in turn leads to increases in the gate leakage current. During electrical stresses, positive charges and hole trapping are generated at the Si/SiO2 interface and also in the dielectric layer, resulting in device degradation and final breakdown. We successfully use the RPECVD technique to incorporate an ultrathin (~0.6 nm) interfacial oxide layer and one monolayer of nitrogen in the gate stacks to improve the interface properties. Therefore, the stress-induced charges and trapping are suppressed and the device performance including SILC, threshold voltage instability, drive current and switching characteristics is improved. In addition, shorter-channel devices show more degraded electrical properties compared to longer-channel devices due to the increased damaged region in the gate-drain overlap near the channel. The TDDB reliability and lifetime of MOS devices with RPECVD O/N gate dielectric for the foreseeable mobile application are also investigated. This study is the first to reveal the trend of Weibull slopes and activation energy of O/N gate stacks. It has been found that Poisson area scaling is valid for O/N gate stack, indicating that the intrinsic breakdown is a random process and can be explained by the percolation model. Also, the voltage and temperature acceleration parameters are determined from TDDB. The projection of device lifetime based on total chip area and low percentile failure rate is demonstrated. The maximum tolerable operating voltage for a total gate area of 0.1 cm and 0.01% failure rate at 125 °C is projected to be 1.9 V for 2.07 nm stacked O/N gate dielectrics. Breakdown and Reliability of CMOS Devices with Stacked Oxide/Nitride and Oxynitride Gate Dielectrics Prepared by RPECVD
منابع مشابه
The Performance and Reliability of PMOSFET’s with Ultrathin Silicon Nitride/Oxide Stacked Gate Dielectrics with Nitrided Si-SiO2 Interfaces Prepared by Remote Plasma Enhanced CVD and Post-Deposition Rapid Thermal Annealing
Ultrathin ( 1.9 nm) nitride/oxide (N/O) dual layer gate dielectrics have been prepared by the remote plasma enhanced chemical vapor deposition (RPECVD) of Si3N4 onto oxides. Compared to PMOSFET’s with heavily doped p-poly-Si gates and oxide dielectrics, devices incorporating the RPECVD stacked nitrides display reduced tunneling current, effectively no boron penetration and improved interface ch...
متن کاملReaction/annealing pathways for forming ultrathin silicon nitride films for composite oxide–nitride gate dielectrics with nitrided crystalline silicon–dielectric interfaces for application in advanced complementary metal–oxide–semiconductor devices
Aggressive scaling of complementary metal–oxide–semiconductor ~CMOS! devices requires gate dielectrics with an oxide equivalent thickness, tox,eq;1 nm or less by the product introduction year 2012. Direct tunneling presents a significant performance limitation in field-effect transistors ~FETs! with homogeneous oxide gate dielectrics ,1.7 nm. Boron diffusion from p poly-Si gate electrodes in p-...
متن کاملPhysical and Predictive Models of Ultra Thin Oxide Reliability in CMOS Devices and Circuits
The microelectronics industry owes its considerable success largely to the existence of the thermal oxide of silicon. However, recently there is concern that the reliability of ultra-thin dielectrics will limit further scaling to slightly thinner than 2nm. I will review the physics and statistics of dielectric wearout and breakdown in ultra thin SiO2-based gate dielectrics and discuss the impli...
متن کاملRTP Growth of Germanium Oxynitride for MOSFeT Fabrication
Germanium channel MOSFETs are considered one of the promising options for high performance CMOS technology because of the high electron and hole mobility, as well as high ballistic carrier injection velocity in germanium. One of the most important challenges in integrating the Ge MOSFETs is the formation of high quality gate dielectrics on the Ge surface. Several attempts have been made in rece...
متن کاملSurface Preparation and Deposited Gate Oxides for Gallium Nitride Based Metal Oxide Semiconductor Devices
The literature on polar Gallium Nitride (GaN) surfaces, surface treatments and gate dielectrics relevant to metal oxide semiconductor devices is reviewed. The significance of the GaN growth technique and growth parameters on the properties of GaN epilayers, the ability to modify GaN surface properties using in situ and ex situ processes and progress on the understanding and performance of GaN m...
متن کامل